Aoran,
IRQ didn't drop within 4 seconds after the first write.
Also the reason I asserted CS before IRQ is in this diagram below. So this is a mistake in the wiki page?
http://processors.wiki.ti.com/index.php/File:CC3000_Master_SPI_Write_Sequence_After_Power_Up.png
Best,
Dawei
